Sridhar Subramaniam

San Jose, California, United States Contact Info
904 followers 500+ connections

Join to view profile

About

Worked in CAD tool development and ASIC, Microprocessor design for about 25…

Activity

Join now to see all activity

Experience & Education

  • University of Louisiana at Lafayette

View Sridhar’s full experience

By clicking Continue to join or sign in, you agree to LinkedIn’s User Agreement, Privacy Policy, and Cookie Policy.

Patents

  • Hierarchical Clock Tree implementation

    Issued US 11748548 B2

    A method of constructing a hierarchical clock tree for an integrated circuit may include constructing a clock distribu­ tion network on a first level, pushing the clock distribution network to a second level, implementing partition clock trees in partitions on the second level, and calculating combined timing of the clock distribution network and the partition clock trees on the second level. Implementing the partition clock trees may include constructing the partition dock trees in the…

    A method of constructing a hierarchical clock tree for an integrated circuit may include constructing a clock distribu­ tion network on a first level, pushing the clock distribution network to a second level, implementing partition clock trees in partitions on the second level, and calculating combined timing of the clock distribution network and the partition clock trees on the second level. Implementing the partition clock trees may include constructing the partition dock trees in the partitions on the second level, calculating trial timing for the partition clock trees, calculating target timing constraints for the partition clock trees based on timing of the dock distribution network and the trial timing for the partition dock trees, and adjusting the timing of one or more of the partition clock trees based on the target constraints.

    Other inventors
    See patent

  • Hierarchical Clock Tree implementation

    Issued US 11263379 B2

    A method of constructing a hierarchical clock tree for an integrated circuit may include constructing a clock distribution network on a first level, pushing the clock distribution network to a second level, implementing partition clock trees in partitions on the second level, and calculating combined timing of the clock distribution network and the partition clock trees on the second level. Implementing the partition clock trees may include constructing the partition clock trees in the…

    A method of constructing a hierarchical clock tree for an integrated circuit may include constructing a clock distribution network on a first level, pushing the clock distribution network to a second level, implementing partition clock trees in partitions on the second level, and calculating combined timing of the clock distribution network and the partition clock trees on the second level. Implementing the partition clock trees may include constructing the partition clock trees in the partitions on the second level, calculating trial timing for the partition clock trees, calculating target timing constraints for the partition clock trees based on timing of the clock distribution network and the trial timing for the partition clock trees, and adjusting the timing of one or more of the partition clock trees based on the target constraints.

    Other inventors
    See patent

  • Hierarchical Clock tree construction based on constraints

    Issued US 11,023,646 B2

    [0006] A method of automatically constructing a hierarchical clock tree for an integrated circuit may include constructing a global clock tree on a first level based on first-level constraints, pushing the global clock tree to partitions on a second level, and generating second-level constraints for the partitions on the second level. The second-level constraints may include information for replicating multiple instantiated partitions on the second level. The method may further include…

    [0006] A method of automatically constructing a hierarchical clock tree for an integrated circuit may include constructing a global clock tree on a first level based on first-level constraints, pushing the global clock tree to partitions on a second level, and generating second-level constraints for the partitions on the second level. The second-level constraints may include information for replicating multiple instantiated partitions on the second level. The method may further include modifying terminal names after pushdown. The method may further include modifying terminal configurations after pushdown. The method may further include generating configuration files including the second-level constraints for the partitions on the second level. The first-level constraints may be included in a first-level configuration file that is user-modifiable. The method may further include creating infrastructure to analyze timing of the global clock tree.

    Other inventors
    See patent

Languages

  • English

    Full professional proficiency

  • Tamil

    Native or bilingual proficiency

  • Hindi

    Native or bilingual proficiency

  • Malayalam

    Elementary proficiency

  • Kannada

    Elementary proficiency

  • Bengali

    -

  • Sanskrit

    -

Recommendations received

8 people have recommended Sridhar

Join now to view

More activity by Sridhar

View Sridhar’s full profile

  • See who you know in common
  • Get introduced
  • Contact Sridhar directly
Join to view full profile

People also viewed

Explore collaborative articles

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

Explore More

Others named Sridhar Subramaniam

43 others named Sridhar Subramaniam are on LinkedIn

See others named Sridhar Subramaniam

Add new skills with these courses

See all courses